>

emitter-coupled treansistor logic

📖 中文释义

  1. [电] 射极耦合晶体管逻辑